

ADS64XX EVM User's Guide

User's Guide

Contents

1	Overview	5
1.1	ADS64XX EVM Quick-Start Procedure	5
2	Circuit Description	7
2.1	Schematic Diagram	7
2.2	ADC Circuit Function	7
2.3	Deserialization and the TSW1200	9
3	ADC Evaluation	10
3.1	Hardware Selection	10
3.2	Coherent Input Frequency Selection.....	11
4	Physical Description	13
4.1	PCB Layout.....	13
4.2	Bill of Materials.....	19
4.3	PCB Schematics.....	21
	Important Notices	26

List of Figures

1	8
2	8
3	ADS64XX EVM Setup	12
4	Layer 1, Top Silkscreen	13
5	Layer 2, Top Side	14
6	Layer 3, Gound Plane	15
7	Layer 4, Power Plane	16
8	Layer 5, Bottom Side	17
9	Layer 6, Bottom Silkscreen	18
10	Sheet 1 of 5	21
11	Sheet 2 of 5	22
12	Sheet 3 of 5	23
13	Sheet 4 of 5	24
14	Sheet 5 of 5	25

List of Tables

1	Three-Pin Jumper List.....	5
2	Surface Mount Jumpers.....	9
3	ADS64XXEVM Bill of Materials.....	19

1 Overview

This user's guide gives a general overview of the evaluation module (EVM) and provides a general description of the features and functions to be considered while using this module. This manual is applicable to the ADS6445, ADS6444, ADS6443, ADS6425, ADS6424, and ADS6423, which collectively are referred to as ADS64XX. The ADS64XX EVM provides a platform for evaluating the quad-channel ADS64XX 14- and 12-bit analog-to-digital converters (ADC) under various signal, reference, and supply conditions. In certain instances, the user's guide may offer directions for only the 14-bit ADC family, which is referred to as the ADS644X, or only the 12-bit ADC family, which is referred to as the ADS642X. In addition, this user's guide explains the procedure for hooking up the ADS64XX EVM to TI's high-speed LVDS deserializer, the TSW1200.

This document should be used in combination with the respective ADC datasheet.

1.1 ADS64XX EVM Quick-Start Procedure

Using the quick-start procedure, many users can begin evaluating the ADC in a minimal amount of time. The quick-start procedure includes details on how to set up the ADS64XX EVM used in conjunction with TI's high-speed LVDS deserializer. A complete listing of all EVM features follows in [Section 2](#). The quick-start instructions are delineated as ADS64XX, which refers to instructions pertaining to the ADC EVM; or TSW1200, which refers to instructions pertaining to the high-speed LVDS deserializer.

1. ADS64XX: Verify all jumper settings against the schematic jumper list in [Table 1](#):

Table 1. Three-Pin Jumper List

JUMPER	FUNCTION	ADS644X DEFAULT	ADS642X DEFAULT
J16	Sets ADC coarse gain mode and ADC reference mode. Use silkscreen for configuration.	0-dB gain, internal references	0-dB gain, internal references
J17 ⁽¹⁾	Sets ADC output mode to either 1-wire, 2-wire, SDR, or DDR. Use silkscreen for configuration.	DDR, 2-wire	DDR, 2-wire
J18	Sets ADC output serialization to either 14X or 16X and sets data formatting to rising edge or falling edge when the ADC is used in SDR mode. Use silkscreen for configuration.	16X, rising edge	14X, rising edge ⁽²⁾
J19 ⁽¹⁾	This is an ADC reserved pin and should always be set to <i>divide by 1</i> .	Divide by 1	Divide by 1
J20 ⁽¹⁾	Selects the data output format as MSB- or LSB-first and 2s-complement or offset-binary.	MSB-first, 2s-complement	MSB-first, 2s-complement

⁽¹⁾ The high-speed LVDS deserializer requires data in a certain output format. Changing these to values other than the default would require a recompilation of the FPGA source code with the appropriate format decoding options and an update to the FPGA PROM with the compiled file. Changing the default values without loading in a new FPGA design results in improper operation. By default, the PROM stores two FPGA files, one for 12-bit ADCs and one for 14-bit ADCs.

⁽²⁾ The silkscreen on the EVM only refers to the modes of the ADS644X. When an ADS642X, or 12-bit ADC, is being evaluated, the silkscreen 14X refers to the 12X serialization mode and the silkscreen 16X refers to the 14X serialization mode.

2. ADS64XX: Connect 3.3-V dc supplies to P1 and P3, with the returns to P2 and P4, respectively. The grounds can be shorted together.
3. TSW1200: Connect 5 V dc to J15 and the return to J14.
4. TSW1200: If evaluating the 12-bit ADC, or ADS642X, verify that jumper J11 is set to short pins 1–2, which configures the FPGA for deserialization of a 12-bit ADC serial data stream. On J11, short pins 2–3 for evaluating an ADS644X EVM.
5. Connect the two boards together by connecting J9 on the TSW1200 circuit board to J15 of the

Samtec is a trademark of Samtec, Inc.
Xilinx is a trademark of Xilinx, Inc.
All other trademarks are the property of their respective owners.

ADS64XX EVM.

6. ADS64XX and TSW1200: Switch power supplies on.
7. ADS64XX: Using a low-phase-noise, filtered frequency generator with 50- Ω source output impedance, generate a 0-V offset, 1.5-V_{rms} sine-wave clock into J12. The frequency of the clock must be within the specification for the device speed grade. TI uses an Agilent 8644B with a crystal MCF filter as a clock source.
8. TSW1200: Depress SW4 (FPGA reset). This resets the logic inside the FPGA and must be done every time one changes the ADC clock frequency.
9. ADS64XX: Using a low-phase-noise, filtered frequency generator with a 50- Ω source output impedance, generate a 10-MHz, 0-V offset, -1-dBFS-amplitude sine-wave signal into either J10 (input channel A) or J11 (input channel B). This provides a transformer-coupled differential input signal to the ADC. TI uses an Agilent 8644B with an LC filter as a signal source.
10. TSW1200: The deserialized parallel output data can be probed using a logic analyzer on J5 for inputs to ADC channel A and on J4 for inputs to ADC channel B. On both output headers, the clock can be found on the respective output header on pin 2, and the LSB can be found on pin 6.

Note: Any time the clock frequency of the ADC changes during the ADC evaluation, one must reset the FPGA deserializer by depressing SW4. This allows the deserializer to re-align the ADC data capture to the new output clock frequency.

2 Circuit Description

2.1 Schematic Diagram

The schematic diagram for the EVM is in [Section 4.3](#).

2.2 ADC Circuit Function

The following sections describe the function of individual circuits. Refer to the relevant data sheet for device operating characteristics.

2.2.1 ADC Operational Mode

By default, the ADC is configured to operate in parallel-mode operation, because the surface-mount jumper asserts a 3.3-V state to the ADC reset pin. Consequently, the SW1 reset pushbutton must be pressed only when the device is configured into serial operational mode. Because the ADC is in parallel operation mode, voltages are used to set the ADC modes. Users can use the EVM silkscreen to set the operation modes.

2.2.2 ADC Power

Power is supplied to the EVM via banana jack sockets. Separate connections are provided for a 3.3-V digital buffer supply (P1) and 3.3-V analog supply (P3). In most cases, these can be shorted together for ADC evaluation. When using the amplifier evaluation path, users must connect the positive rail to J21 and the negative rail to J22. The voltages depend on the coupling method and connection to the ADC. If the ADC VCM is not supplied to the amplifier and the amplifier is connected to the ADC in a dc-coupled fashion, users should set J21 to 4 V and J22 to -1 V. In ac-coupled configurations where the ADC VCM biases the ADC inputs, users can connect J21 to 5 V and J22 to GND.

2.2.3 ADC Analog Inputs

The EVM is configured to accept a single-ended input source and convert it to an ac-coupled differential signal using a transformer. The inputs to the ADC must be dc-biased, which is accomplished by using the ADC VCM output. The inputs are provided via SMA connectors J10 for ADC channel A, J11 for ADC channel B, J13 for ADC channel C, and J14 for ADC channel D. ADC input channel C also includes the option for ADC evaluation using an amplifier signal chain.

TI has tested this ADC with a variety of transformer brands, transformer configurations and terminations. For many applications, a single low-cost transformer can be used in the input signal chain to a very high degree of performance. Customers should select a transformer configuration based on their ADC input bandwidth frequency. To assist in this process, TI has swept the analog input frequency and plotted the resulting ADC SFDR performance with various transformers. [Figure 1](#) and [Figure 2](#) show the ADC performance using the Mini-Circuits TC1-1T, Mini-Circuits TC4-1W, and Coilcraft WBC1-1TLB in one- and two-transformer configurations, respectively. In both plots, the results were taken on an ADS6443, sampling at 80 MSPS and on the same input channel. The termination was changed according to the impedance ratio of the transformer used.

Using SMA input J2, users can evaluate the ADC using a THS4509 amplifier, which converts a single-ended input into a differential signal while providing 10 dB of signal gain. Users should enable the amplifier path by connecting JP6 1–2 and by shorting positions 1–2 on both surface-mount jumpers JP1 and JP2. At low input frequencies, the ADC represents a high input impedance and R10, R19, and C45 form a low-pass filter with a 3-dB cutoff frequency of 70 MHz. Users should change these component values depending on the bandwidth of the signal they are digitizing to band-limit the input noise into the ADC. Using an excessively high cutoff frequency degrades the SNR of the system. Before users begin evaluation of the amplifier path, one must choose whether to dc-couple or ac-couple to the amplifier path.


In a dc-coupled system, users should replace C46 and C47 with $0\text{-}\Omega$ resistors and remove R9 and R18. The ADC VCM should be used to set the CM input of the amplifier by making sure R84 is populated with a $0\text{-}\Omega$ resistor. Because the ADC has a common-mode voltage of 1.5 V, and because the THS4509 is not a rail-to-rail amplifier, users should adjust VCC to 4 V and $-VCC$ to -1 V, which can be done by applying the respective voltages to J21 and J22.

Circuit Description

For an ac-coupled system, users should use the voltage divider R9 and R18 to set the common-mode input of the amplifier, which should be set to the midpoint of the amplifier supply. C46 and C47 ac-couple the system, and the ADC inputs can then be biased by the R14 and R15 combination. Another ac-coupled approach, not supported on this EVM, would be to use a transformer at the outputs of the THS4509. In this case, the transformer would provide for ac-coupling, and one could bias the inputs of the ADC by feeding the ADC VCM to the transformer center tap on the secondary.

It should be noted that the THS4509 used on this EVM is pinout-compatible with the THS4508, THS4511, THS4513, and THS4520. Users can easily interchange the amplifier on this EVM and should pick the appropriate amplifier based on common mode range, power supplies, and frequency of operation. TI application engineers can assist in the best selection of these amplifiers based on the user requirements.


SFDR vs Frequency Using a Single Transformer



G001

Figure 1.

SFDR vs Frequency Using a Dual Transformer



G002

Figure 2.

2.2.4 ADC Clock Input

Users should connect a filtered, low-phase-noise clock input to J12. A transformer, T5, provides the conversion from a single-ended clock signal into a differential clock signal. When selecting the clock signal level, users should account for the transformer having an impedance ratio of 4, with a voltage step-up of 2.

2.2.5 ADC Digital Outputs

The ADS64XX ADC outputs serialized data, a bit clock (DCLK), and a frame clock (FCLK). These signals are brought to a high-density Samtec™ connector, J15. Users have three options in processing the ADC data.

1. Customers can use the mating logic analyzer breakout board and capture the ADC data using a logic analyzer. Users would be required to perform a software deserialization of the digital data before conducting analysis. Contact the factory for a breakout board for your logic analyzer.
2. Customers can create their own digital interface card which directly interfaces to the ADC. In this case, customers would design their mating digital interface board with the Samtec part number QSH-060-01-F-D-A, which is the companion part number to the EVM connector.
3. In most cases, customers can use a hardware deserialization solution such as the TSW1200. The TSW1200 features a powerful Xilinx™ Virtex 4 that comes preloaded with both 12-bit and 14-bit deserialization routines. In addition, customers can use the FPGA to develop their own deserializer and digital prototypes. The digital output of the TSW1200 easily plugs into logic analyzers or TI's own digital capture and analysis solution, the TSW1100.

2.2.6 Surface-Mount Jumper Selections

The EVM features surface-mount jumpers in cases where either the signal integrity is important or the functions are not often used. [Table 2](#) summarizes these options.

Table 2. Surface Mount Jumpers

ADC Signal	Reference Designator	Default Selection	Optional Selection
RESET	J7	2–3, parallel mode operation	1–2, serial mode operation
SCLK	J6	Not populated, pin tied low	1–2, TSW1200 control over SCLK
SDATA	J8	Not populated, pin tied low	1–2, TSW1200 control over SDATA
SEN	J5	2–3: EVM J16 controls parallel operation modes	1–2, TSW1200 control over SEN
PD	J9	Not populated, pin tied low, device operational	1–2, TSW1200 control over PD
INC_M	JP1	2–3, Transformer-coupled analog input to channel C	1–2, Amplifier-coupled path to channel C
INC_P	JP2	2–3, Transformer-coupled analog input to channel C	1–2, Amplifier-coupled path to channel C

2.3 Deserialization and the TSW1200

While the specifics of the deserializer are out of the scope of this user's guide, TI has partnered up with Xilinx to deliver an open-source deserializer solution with application note documentation. When designing the deserializer, users should consult Xilinx application note XAPP866, hosted on the Xilinx website. In addition, TI has provided a guide to understanding the different digital output modes of the ADC and how to pick the most appropriate digital output mode for deserialization. Users should consult *Demystifying the Digital Output Choices of the ADS6XXX*, TI application note [SLAA348](#).

3 ADC Evaluation

This chapter describes how to set up a typical ADC evaluation system that is similar to what TI uses to perform testing for datasheet generation. Consequently, the information in this section is generic in nature and is applicable to all high-speed, high-resolution ADC evaluations. This chapter covers signal tone analysis, which yields ADC datasheet figures of merit such as signal-to-noise ratio (SNR) and spurious free dynamic range (SFDR).

3.1 Hardware Selection

To reveal the true performance of the ADC under evaluation, tremendous care should be taken in selecting both the ADC signal source and ADC clocking source. The hardware setup that TI uses for its analysis is shown graphically in [Figure 3](#).

3.1.1 Analog Input Signal Generator

When choosing the quality of the ADC analog input source, one should consider both harmonic distortion performance of the signal generator and the noise performance of the source.

In many cases, the harmonic distortion performance of the signal generator is inferior to that of the ADC, and additional filtering is needed if users expect to reproduce the ADC SFDR numbers found in the data sheet. Users can easily evaluate the harmonic distortion of their signal generator by hooking it directly to a spectrum analyzer and measuring the power of the output signal and comparing that to the power of the integer multiples of the output signal's frequency. If the harmonic distortion is worse than the ADC under evaluation, the ADC digitizes the performance of the signal generator and the ADC's true SFDR is masked. To alleviate this, it is recommended that users provide additional LC filtering after the signal generator output.

Another important metric when deciding on a signal generator is its noise performance. As with the distortion performance, if the noise performance is worse than that of the ADC under evaluation, the ADC digitizes the performance of the source. Noise can be broken into two components, broadband noise and close-in phase noise. Broadband noise can be improved by the LC filter added to improve distortion performance; however, the close-in phase noise typically cannot be improved by additional filtering. Therefore, when selecting an analog signal source it is extremely important to review the manufacturer's phase noise plots, and great care should be taken to choose a signal generator with the best phase-noise performance.

3.1.2 Clock Signal Generator

Equally important in the high-performance ADC evaluation setup is the selection of the clocking source. Most modern ADCs, the ADS64XX included, accept either a sinusoidal or a square-wave clock input. The key metric in selecting a clocking source is selecting a source with the lowest jitter. This becomes increasingly important as the ADC's input frequency (F_{in}) increases, because the ADC SNR evaluation setups can become jitter-limited (T_j) as shown by the following equation.

$$\text{SNR (dBc)} = 20 \log (2\pi \times F_{in} \times T_j(\text{rms}))$$

In theory, a square-wave source with femtosecond jitter would be ideal for an ADC evaluation setup. However, in practical terms, most commercially available square-wave generators offer jitter measured in picoseconds, which is too great for high-resolution ADC evaluation setups. Therefore, most evaluation setups rely on the ADC's internal clock buffer to convert a sinusoidal input signal into a ultralow-jitter square wave. When selecting a sinusoidal clocking source, it has been shown that phase noise has a direct impact on jitter performance. Consequently, great scrutiny should be applied to the phase-noise performance of the clocking signal generator. TI has found that high-Q monolithic crystal filters can improve the phase noise of the signal generator, and they become essential elements of the evaluation setup when high ADC input frequencies are being evaluated.

3.2 Coherent Input Frequency Selection


Typical ADC analysis requires users to collect the resulting time-domain data and perform a Fourier transform to analyze the data in the frequency domain. A stipulation of the Fourier transform is that the signal must be continuous-time; however, this is not practical when looking at a finite set of ADC samples, usually collected from a logic analyzer. Consequently, users typically apply a window function to minimize the time-domain discontinuities that arise when analyzing a finite set of samples. For ADC analysis, window functions have their own frequency signatures or lobes that distort both SNR and SFDR measurements for the ADC.

TI uses the concept of coherent sampling to work around the use of a window function. The central premise of coherent sampling entails that the input signal into the ADC is carefully chosen such that when a continuous-time signal is reconstructed from a finite sample set; no time-domain discontinuities exist. To achieve this, the input frequency must be an integer multiple of the ratio of the ADC's sample rate (f_s) and the number of samples collected from the logic analyzer (N_s). The ratio of f_s to N_s is typically referred to as the fundamental frequency (f_f). Determining the ADC input frequency is a two-step process. First, the users select the frequency of interest for evaluating the ADC; then they divide this by the fundamental frequency. This typically yields a non-integer value, which should be rounded to the nearest odd, preferably prime, integer. Once that integer, or frequency bin (f_{bin}), has been determined, users multiply this with the fundamental frequency to obtain a coherent frequency to program into their ADC input signal generator. The procedure is summarized as follows.

$$f_f = f_s / N_s$$

$$f_{bin} = \text{Odd_round}(f_{desired} / f_f)$$

$$\text{Coherent frequency} = f_f \times f_{bin}$$



J001

Figure 3. ADS64XX EVM Setup

4 Physical Description

This chapter describes the physical characteristics and PCB layout of the EVM.

4.1 PCB Layout

The EVM comprises six layers and is 62 mils thick. The EVM features a split ground plane, which can be shorted together under the ADC by using the two exposed gold-plated strips seen in [Figure 8](#) to make a low-impedance connection between ground planes. By default, the ground planes are not connected together and should be connected at the power supply. Although this board uses separate ground planes between analog and digital supplies, it should be noted that TI has conducted experiments with both single and split ground planes and found the performance to be identical. The ADC features a constant-current LVDS output, which minimizes the coupling of digital output switching noise back to the analog inputs.






Figure 4. Layer 1, Top Silkscreen




K002

Figure 5. Layer 2, Top Side




K003

Figure 6. Layer 3, Gound Plane




K004

Figure 7. Layer 4, Power Plane



K005

Figure 8. Layer 5, Bottom Side



K006

Figure 9. Layer 6, Bottom Silkscreen

4.2 Bill of Materials

Table 3 is the bill of materials for the ADS64XXEVM.


Table 3. ADS64XXEVM Bill of Materials

Reference	Quantity	Not Installed	Part	Part Number	Manufacturer
C1, C5, C8, C10	4		22 μ F	ECS-T1CC226R	Panasonic
C2, C9	2		10 μ F	ECS-H1CC106R	Panasonic
C3, C6	2		1 μ F	ECJ-1VB1A105K	Panasonic
C4, C7, C12, C13, C14, C15, C16, C17, C18, C19, C20, C21, C22, C23, C24, C25, C26, C27, C28, C29, C30, C31, C32, C33	24		0.1 μ F	GRM188R71H104KA93D	Murata
C11	1		2000 pF	GRM1885C1H202JA01D	Murata
C34, C37, C40, C42, C56, C57	6		10 μ F	ECJ-2FB1A106K	Panasonic
C35, C36, C38, C39, C41, C43, C46, C47 C48, C53, C55	11		0.1 μ F	ECJ-1VB1C104K	Panasonic
C44	1		0.22 μ F	ECJ-1VB1A224K	Panasonic
C45	1		18 pF	ECJ-1VC1H180J	Panasonic
C52, C54	2		33 μ F	TPSB336K016R0350	EPCOS Inc.
D1, D2	2		Green	LNJ312G8TRA	Panasonic
J2, J10, J11, J12, J13, J14	6		SMA	142-0701-201	Johnson Components
J5, J7	2		SMD3P_BRIDGE		Short pins 2 and 3 using 0 Ω
J6, J8, J9	3		SMD3P_BRIDGE	No part	Leave as is
J15	1		CONN_QTH_30X2-D-A	QTH-60-02-F-D-A	
J16, J17, J18, J19, J20	5		Header 4x2	90131-0124	Molex
JP1, JP2	2		Jumper_1x3_SMT	No part	Short pins 2 and 3 using 0 Ω
JP6	1		Jumper_1x3	929400-01-36	3M
L1, L2	2		Bead, 220- Ω	EXC-3BB221H	Panasonic
L8, L9	2		68	EXC-ML32A680U	Panasonic
MP2	4		Screw machine, PH 4-40 \times 3/8	PMS 440 0038 PH	Building Fasteners
MP3	4		Stand-off hex .5/4-40THR	1902C	Keystone Electronic
P1, P3, J21, J22	4		Banana jack, red	845R	SPC Technology
P2, P4	2		Banana jack, black	845B	SPC Technology
R1, R2	2		750 Ω	ERJ-3EKF7500V	Panasonic
R8, R22	2		348 Ω	ERJ-3EKF3480V	Panasonic
R9, R18	2		499 Ω	ERJ-3EKF4990V	Panasonic
R10, R19, R21, R48, R49, R54, R56, R62, R63, R68, R69	11		49.9 Ω	ERJ-3EKF49R9V	Panasonic
R13, R16	2		69.8 Ω	ERJ-3EKF69R8V	Panasonic
R12, R17, R31, R35, R37, R38, R39, R42, R43, R55, R59	11		100 Ω	ERJ-3EKF1000V	Panasonic
R14, R15, R20	0	Not installed	200 Ω	ERJ-3EKF2000V	Panasonic

Table 3. ADS64XXEVM Bill of Materials (continued)

Reference	Quantity	Not Installed	Part	Part Number	Manufacturer
R28, R29, R32, R36, R72, R73, R74, R75, R76, R77, R78, R79, R80, R81, R82	15		1 k Ω	ERJ-3EKF1001V	Panasonic
R30, R84	2		0 Ω	ERJ-3GEY0R00V	Panasonic
R33, R34, R40, R41, R44, R83	6		10 k Ω	ERJ-3EKF1002V	Panasonic
R45, R46, R51, R52, R58, R60, R65, R66, R71	9		10 Ω	ERJ-3EKF10R0V	Panasonic
R47, R50, R53, R57, R61, R64, R67, R70	8		200 Ω	ERJ-3EKF2000V	Panasonic
SW1	1		Switch, pushbutton	KT11P3JM	C & K Switch
T1, T2, T3, T4, T5, T6, T7, T8, T9	9		WBC1-1TLB	WBC1-1TLB	Coilcraft
TP1, TP2, TP3, TP4, TP9, TP12	6		Test point, black	5001	Keystone
TP5, TP6, TP7, TP8, TP10, TP11	6		Test point, white	5002	Keystone
U1	1		ADS64XX		
U2	1		THS4509	THS4509RGTT	TI
	5		Conn. jumper, shorting	S9000-ND	Digi-Key


4.3 PCB Schematics



S001

Figure 10. Sheet 1 of 5

Physical Description



S002

Figure 11. Sheet 2 of 5




Figure 12. Sheet 3 of 5




Figure 13. Sheet 4 of 5




Figure 14. Sheet 5 of 5

EVALUATION BOARD/KIT IMPORTANT NOTICE

Texas Instruments (TI) provides the enclosed product(s) under the following conditions:

This evaluation board/kit is intended for use for **ENGINEERING DEVELOPMENT, DEMONSTRATION, OR EVALUATION PURPOSES ONLY** and is not considered by TI to be a finished end-product fit for general consumer use. Persons handling the product(s) must have electronics training and observe good engineering practice standards. As such, the goods being provided are not intended to be complete in terms of required design-, marketing-, and/or manufacturing-related protective considerations, including product safety and environmental measures typically found in end products that incorporate such semiconductor components or circuit boards. This evaluation board/kit does not fall within the scope of the European Union directives regarding electromagnetic compatibility, restricted substances (RoHS), recycling (WEEE), FCC, CE or UL, and therefore may not meet the technical requirements of these directives or other related directives.

Should this evaluation board/kit not meet the specifications indicated in the User's Guide, the board/kit may be returned within 30 days from the date of delivery for a full refund. **THE FOREGOING WARRANTY IS THE EXCLUSIVE WARRANTY MADE BY SELLER TO BUYER AND IS IN LIEU OF ALL OTHER WARRANTIES, EXPRESSED, IMPLIED, OR STATUTORY, INCLUDING ANY WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE.**

The user assumes all responsibility and liability for proper and safe handling of the goods. Further, the user indemnifies TI from all claims arising from the handling or use of the goods. Due to the open construction of the product, it is the user's responsibility to take any and all appropriate precautions with regard to electrostatic discharge.

EXCEPT TO THE EXTENT OF THE INDEMNITY SET FORTH ABOVE, NEITHER PARTY SHALL BE LIABLE TO THE OTHER FOR ANY INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES.

TI currently deals with a variety of customers for products, and therefore our arrangement with the user **is not exclusive.**

TI assumes **no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein.**

Please read the User's Guide and, specifically, the Warnings and Restrictions notice in the User's Guide prior to handling the product. This notice contains important safety information about temperatures and voltages. For additional information on TI's environmental and/or safety programs, please contact the TI application engineer or visit www.ti.com/esh.

No license is granted under any patent right or other intellectual property right of TI covering or relating to any machine, process, or combination in which such TI products or services might be or are used.

FCC Warning

This evaluation board/kit is intended for use for **ENGINEERING DEVELOPMENT, DEMONSTRATION, OR EVALUATION PURPOSES ONLY** and is not considered by TI to be a finished end-product fit for general consumer use. It generates, uses, and can radiate radio frequency energy and has not been tested for compliance with the limits of computing devices pursuant to part 15 of FCC rules, which are designed to provide reasonable protection against radio frequency interference. Operation of this equipment in other environments may cause interference with radio communications, in which case the user at his own expense will be required to take whatever measures may be required to correct this interference.

EVM WARNINGS AND RESTRICTIONS

It is important to operate this EVM within the input voltage range of -0.3 V to 3.8 V and the output voltage range of -0.3 V to 3.8 V .

Exceeding the specified input range may cause unexpected operation and/or irreversible damage to the EVM. If there are questions concerning the input range, please contact a TI field representative prior to connecting the input power.

Applying loads outside of the specified output range may result in unintended operation and/or possible permanent damage to the EVM. Please consult the EVM User's Guide prior to connecting any load to the EVM output. If there is uncertainty as to the load specification, please contact a TI field representative.

During normal operation, some circuit components may have case temperatures greater than 25°C . The EVM is designed to operate properly with certain components above 50°C as long as the input and output ranges are maintained. These components include but are not limited to linear regulators, switching transistors, pass transistors, and current sense resistors. These types of devices can be identified using the EVM schematic located in the EVM User's Guide. When placing measurement probes near these devices during operation, please be aware that these devices may be very warm to the touch.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright 2008, Texas Instruments Incorporated

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products

Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
RF/IF and ZigBee® Solutions	www.ti.com/lprf

Applications

Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright 2008, Texas Instruments Incorporated